

RTL

Synthesis

netlist.v

Timing Analysis

critical path

HSPICE Simulation

delay(V_{DD} , ΔV_{th})

AVS

updated V_{DD}

Stress

Compact Model

ΔV_{th}

